Binary Arithmetic Calculator: A 4 Bit Signed Design Using Schematic and Verilog
DOI:
https://doi.org/10.47392/IRJAEH.2025.0407Keywords:
4-bit, Arithmetic operation, Xilinx design suiteAbstract
This article presents “An Integrated Approach: Design and Implementation of a 4-Bit Signed Binary Calculator for Arithmetic Operations using Schematic and Verilog”. Capable of performing essential arithmetic operations like addition, subtraction, multiplication, and division, this calculator has been meticulously crafted to cater specifically to the efficient computation needs of a 4-bit binary system. By integrating numerous arithmetic modules including an adder-subtractor unit, a multiplier, and a divider, this calculator achieves exceptional functionality and reliability. To maximize performance and minimize hardware complexity, the implementation of the calculator harnesses a combination of combinational and sequential logic design techniques. This strategic approach allows for rapid computation and facilitates seamless execution of arithmetic operations within the limitations of a 4-bit binary environment. I have used Xilinx Design suite 14.7 to design and simulate the Schematic and Verilog Design.
Downloads
Downloads
Published
Issue
Section
License
Copyright (c) 2025 International Research Journal on Advanced Engineering Hub (IRJAEH)

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.