Multi-Bit Error Resilient FPGA Cram with Minimum TTD. Int Res J Adv Engg Hub [Internet]. 2024 Jun. 7 [cited 2025 Jul. 4];2(06):1551-7. Available from: https://irjaeh.com/index.php/journal/article/view/247