“Multi-Bit Error Resilient FPGA Cram With Minimum TTD”. International Research Journal on Advanced Engineering Hub (IRJAEH) 2, no. 06 (June 7, 2024): 1551–1557. Accessed June 29, 2024. https://irjaeh.com/index.php/journal/article/view/247.