“Multi-Bit Error Resilient FPGA Cram With Minimum TTD”. International Research Journal on Advanced Engineering Hub (IRJAEH), vol. 2, no. 06, June 2024, pp. 1551-7, https://doi.org/10.47392/IRJAEH.2024.0212.