“Multi-Bit Error Resilient FPGA Cram with Minimum TTD”, Int Res J Adv Engg Hub, vol. 2, no. 06, pp. 1551–1557, Jun. 2024, doi: 10.47392/IRJAEH.2024.0212.