“Multi-Bit Error Resilient FPGA Cram with Minimum TTD” (2024) International Research Journal on Advanced Engineering Hub (IRJAEH), 2(06), pp. 1551–1557. doi:10.47392/IRJAEH.2024.0212.