“Multi-Bit Error Resilient FPGA Cram With Minimum TTD”. 2024. International Research Journal on Advanced Engineering Hub (IRJAEH) 2 (06): 1551-57. https://doi.org/10.47392/IRJAEH.2024.0212.