[1]
2024. Multi-Bit Error Resilient FPGA Cram with Minimum TTD. International Research Journal on Advanced Engineering Hub (IRJAEH). 2, 06 (Jun. 2024), 1551–1557. DOI:https://doi.org/10.47392/IRJAEH.2024.0212.