

A New Configuration of Nine Level Switched Capacitor Boost Inverter of Single DC Source with Reduced Component Count

Shaik Mahaldar Rahim¹, K. Meenendranath Reddy²

¹PG Student, Dept of EEE, SVR Engineering College, Nandyal, Andhra Pradesh, India.

²Assistant Professor, Dept of EEE, SVR Engineering College, Nandyal, Andhra Pradesh, India.

Email ID: shaikrahul307@gmail.com¹, kypa.meenendranathreddy@gmail.com²

Abstract

Renewable energy applications have shown a strong interest in switched-capacitor (SC) based multilevel inverters (MLIs) because of their ability to raise ac voltage while simultaneously balancing the capacitor's voltage. It is less expensive and takes up less space than other topologies since it just uses one source. New switched-capacitor multilevel inverters (SCMLIs) have been developed in effect to expanding demands for higher power capacities with enhanced power quality. Recently designed SCMLIs let for maximize ac output via inversion with single-stage voltage enhanced. In an attempt to decrease the quantity of apparatus, this study presents a nine-level SCMLI that utilize two capacitors with three diodes, and is of the boost kind. Voltages across capacitors are balanced by design and may be quadrupled starting a single source when using the series-parallel connection method. No semiconductor device can withstand voltage stresses extra than double the input voltage. The suggested SCMLI may be upgraded to handle higher voltage levels with fewer components and no extra dc input. Each expansion module keeps the maximum voltage stress constant at 9 levels, but adds 2 more steps to the output voltage. After a comprehensive estimate of power losses with circuit functioning, a study of recently planned single-phase 9-level MLIs is conducted to validate their design is better. In regulate to validate the key individuality of the 9-level SCMLI in real-time prepared environments, widespread simulation results are provided. For the purpose of determining if the new multi-level inverter was feasible, the analysis and simulation waveforms were evaluated under a range of load circumstances. The performance of the suggested MLI is superior to that of current multilayer inverters.

Keywords: Multilevel Inverter, Switched Capacitor, Novel Design, Reliability, Reduced Component Count.

1. Introduction

The conventional construction of a multilevel inverter, which finds widespread application in areas such as renewable energy production and industrial drive systems, involves an input source with a half H-bridge layout. Reduced operational switches and less voltage blocking between the switches are two benefits of decreased switch topologies, whether they are symmetrical or asymmetrical, in the context of multilevel inverters [1]-[3]. Modern high-power and medium-voltage manufacturing processes, especially those involving renewable energy sources and grid connectivity, have seen a dramatic rise in the need for multilayer inverters (MLIs). Minimal-voltage-rated switching devices, less dv/dt, little electromagnetic distortion, and large-power processing capacity are a few of the ways in which MLIs outperform traditional two-level inverters. Cascaded h-bridge (CHB) MLIs,

neutral-point-clamped (NPC) MLIs, and flying-capacitor clamped (FCC) MLIs are the three most common kinds of MLLs employed in this field [4]-[6]. But there are a lot of capacitors and power switches needed for these topologies. In addition, the CHB needs a number of separate DC sources. Capacitor equilibrium in the NPC and FCC, particularly at advanced stage generation, requires complex control schemes and/or extra circuitry. It is possible to minimize the number of components in a hybrid inverter by utilizing topologies that are developed from classical topologies [7]. In an effort to create structures that utilize the fundamental voltage boosting SC method, which might be beneficial for PV applications, we suggest generalized MLIs. The basic module of the generalized MLI that was published has a single

source, a single capacitor, a single diode, and two switches. These switches allow the capacitor, which helps with the inherent voltage increase, to be charged and discharged. Extending this architecture in both symmetrical and asymmetrical directions necessitates a substantial amount of switches [8]-[10]. Because it uses series diodes, the single-dc MLI can't function when the power factor (PF) is low. Two diodes and two capacitors make up the front-end design of the nine-level single-input MLI that is demonstrated. The circuit's capacitors are stimulating to partially the amount of the input voltage, limiting voltage boosting to twice the input. The TVS is further enhanced in these topologies by including an H-bridge into the backend [11]-[12]. Thus, new generalized MLIs were suggested without the need for a complete bridge at the back end. To get larger voltage levels at the output, though, you'll need a combination of symmetrical and asymmetrical sources [13]. The goal of the generalized circuit architecture is to decrease the amount of capacitors. Nevertheless, it is unable to circumvent the need for several sources. Using an individual dc source with a minimum quantity of capacitors, 9-level MLIs are built to overcome this issue. At most, the voltage gain can only be twice as large as the input voltage in this case. Significant step-up single-input SCMLIs have also been reported in recent literature [14]. The structure drastically lowers voltage stress and may be expanded to provide larger voltage levels, but it requires a lot of switches. The generic circuit drastically cuts down on the amount of switches. But there are a few of switches that are rated for max output voltage [15]. Both 9-level double boost MLIs and 10-level MLIs with the same number of switches are suggested; however, the former uses three capacitors while the latter uses two. Reduced switch count is a major benefit of the described circuit. The three capacitors used are comparable to the MLI, and two of the transistors have a max output voltage rating. There has been talk of a 9-level MLI, and to implement it, four switches rated for peak output voltage are necessary [16]-[21]. This study suggests a simplified switch SCMLI with some of its salient characteristics, all while keeping in mind the shortcomings of the current 9-level structures: 1) to

get a 9-level quadratic boost output, you need one input source and 10 switches. 2) With no further control complexity, inherent voltage balancing capabilities. 3) Every switching device are rated at their lowest possible voltage, which is double the input voltage; no switches are rated for max output voltage. 4) Workability under temporary loads is satisfactory.

2. Proposed System




Figure 1 9-level SCMLI Proposed Topology

Figure 1 shows the suggested 9-level single-phase SCMLI with one dc supply (V_{in}) and ten switches (S_1 - S_{10}). The circuit may be broken down into two halves for easier examination. Two switches (S_1 , S_2), one diode (D_1), and one capacitor (C_1) make up the first module (M_1), whereas four switches (S_3 - S_6), two diodes (D_2 , D_3), and one capacitor (C_2) make up the second module (M_2). The input voltage is doubled by the M_1 , and its output is further doubled by the M_2 . Bypassing the end-side complete bridge, the switches (S_7 - S_{10}) are configured to generate the necessary ac output. Therefore, the stress across all of the strategy in M_1 is V_{in} , whereas all of the other apparatus can sustain stress levels of $2V_{in}$. The suggested MLI generates a 9-level output ($0, \pm V_{in}, \pm 2V_{in}, \pm 3V_{in}, \pm 4V_{in}$) by keeping the voltage ratio of 1:2 between capacitors C_1 and C_2 . The following pairs of switches (S_1 , S_2), (S_3 , S_5), (S_4 , S_6), (S_7 , S_8), and (S_9 , S_{10}) simplify the functioning of the topology because they work in tandem. Moreover, in order to avoid source short circuiting, it is not allowed to operate (S_3 , S_4 , S_6) & (S_3 , S_5 , S_6) switch combinations simultaneously. Only if switch S_1 is turned off is diode D_1 forward biased; when switch pairs S_4 and S_5 are turned off, diode D_2 as well as D_3 are also forward biased. Moving further, we will examine the performance analysis of the suggested

design while ignoring the voltage drop between semiconductor devices and considering that capacitors can maintain an equilibrium voltage in the ratio $V_{in}: 2V_{in}$. Capacitor C_1 is discharged with capacitor C_2 is stimulating when $V_o = 0$, since S_1 from M_1 & S_3 & S_6 from M_2 are in a conduction condition. Switch pairs (S_8, S_9) with (S_7, S_{10}), when turned on simultaneously, provide a zero-level output. While $V_o = \pm V_{in}$, capacitor C_1 is charged by the conduction of switch S_2 . During the positive half-cycle, switches (S_3, S_4, S_8, S_9) are also switched on, and during the negative half-cycle, switches (S_5, S_6, S_7, S_{10}) are turned on. C_2 is a static capacitor. The conduction states of the switches from both M_1 and M_2 are comparable to the zero-level when $V_o = \pm 2V_{in}$. In a series of voltage steps, the polarity may be reversed with the help of switch pairs (S_7, S_9) & (S_8, S_{10}). Conduction from Switch S_2 charges Capacitor C_1 when $V_o = \pm 3V_{in}$. By cycling through the positive with negative half-cycles of switch pairs (S_3, S_4) & (S_5, S_6) from M_2 , respectively, C_2 is discharged in sequence with the component. The operation is identical to the previous level, with the exception that switch S_1 is now conducting, enabling the discharge from the two capacitors in line with the source, and the peak output is $\pm 4V_{in}$.




Figure 2 Analysis of SCs Charging & Discharging

The charging-discharging processes of SCs C_1 and C_2 , respectively, are illustrated in Figure 2(a) and 2(b). At $\pm V_{in}$ and $\pm 3V_{in}$, C_1 charges in parallel with the input supply, as shown in Figure 2, while at other

instants, it discharges in sequence with the source. This means that the voltage across C_1 remains constant at its steady-state value. Conversely, when M_1 's output is $2V_{in}$, C_2 is charged between zero and $\pm 2V_{in}$ in tandem with it. Between $\pm 3V_{in}$ and $\pm 4V_{in}$, it discharges in series with M_1 's output. Because to the basic cycle's regular charging and discharging, an equilibrium voltage of $2V_{in}$ remains stable across C_2 . Capacitor voltages remain at the correct level regardless of loading because (a) the instance it considers to charge with discharge is significantly fewer than the entire output voltage period and (b) the route have a low parasitic resistance.

3. Simulation Results




Figure 3 Proposed System, (a) Output Voltage, Current and Capacitor Voltages Under Variation in Modulation Index ($M=0.95$ to $M=0.3$) (b) Sudden Variation in DC input. (Inductive load)

Using a basic frequency switching approach that is based on pre-computed angles, switching pulses is created. To begin, we connect the suggested circuit to Load 1 and measure the output with different values

of M. Figure 3(a) shows that the 9-level voltage at load waveform is indistinguishable from the load current arrangement when subjected to pure resistive loading. There is no change to the essential value even when $M = 0.95$. There is no additional voltage balancing control used to keep the capacitor voltages at 100 V and 200 V, respectively. We also test the suggested circuit under dynamically changing inductive loads to make sure it works. Under a quick load transient, the capacitor voltages remain at the appropriate value, which helps in synthesizing the 9-level quadruple boost output, which is around 400 V. Additionally, as shown in Figure 3(b) for an abrupt modify in the input dc voltage, the capacitor voltages logically settle to the correct level behind a slow adjustment.




Figure 4 Proposed System, (a) Output Voltage, Current and Capacitor Voltages Under Variation in Modulation Index ($M=0.95$ to $M=0.3$) (b) Sudden Variation in DC input. (PMSM)

In Figure 4 shows the proposed waveforms with permanent magnet synchronous machine act as a

load. When compared with inductive load, the current waveforms are changes in the PMSM load conditions.

Conclusion

A 9-level SCMLI of the boost type with a reduced amount of parts and two SCs was introduced in this study. The steady-state voltage between the SCs is kept at V_{in} and $2V_{in}$ by charging them in parallel as well as discharging them in series. Because of this, the suggested MLI simplifies handling by eliminating the need for an auxiliary voltage balancing circuit. Furthermore, the ac output is generated not including the use of a traditional full-bridge, which greatly reduces voltage stress and limits MVS to $2V_{in}$. No material how far the topology is extended, the amount of dc sources with the MVS stay constant. Because of these unique characteristics, the suggested SCMLI works well in PV systems that only have one stage. The studies of power loss, operational concepts, and the charging-discharging process have all been covered extensively. The suggested SCMLI manages to save costs significantly while keeping all the other benefits, according to a comprehensive comparison study.

References

- [1]. R. Barzegarkhoo, S. A. Khan, Y. P. Siwakoti, R. P. Aguilera, S. S. Lee, and N. H. Khan, "Implementation and analysis of a novel switched-boost common-ground five-level inverter modulated with model predictive control strategy," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 1, pp. 731–744, Feb. 2022.
- [2]. Balaji, A., & Reddy, K. M.. (2023). An Interlinking Converter for Renewable Energy Integration into Hybrid Grids. *Journal of Energy Engineering and Thermodynamics*, 3(02), 12–21.
- [3]. B. Zhang, X. Du, J. B. Zhao, J. P. Zhou, and X. M. Zou, "Impedance modeling and stability analysis of a three-phase three-level NPC inverter connected to the grid," *CSEE Journal of Power and Energy Systems*, vol. 6, no. 2, pp. 270–278, Jun. 2020.
- [4]. K. P. Panda, P. R. Bana, and G. Panda, "A reduced device count single DC hybrid

switched-capacitor self-balanced inverter,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 3, pp. 978–982, Mar. 2021.

- [5]. M. Srndovic, A. Zhetessov, T. Alizadeh, Y. L. Familiant, G. Grandi, and A. Ruderman, “Simultaneous selective harmonic elimination and THD minimization for a single-phase multilevel inverter with staircase modulation,” IEEE Transactions on Industry Applications, vol. 54, no. 2, pp. 1532–1541, Mar./Apr. 2018.
- [6]. P. Naga Sai Charan, & K. Meenendranath Reddy. (2023). An Analysis of Multilevel Converter for Faster Current Control in a DC Microgrid with Extremely Low- Impedance Interconnections. Journal of Image Processing and Intelligent Remote Sensing, 3(01), 18–29.
- [7]. F. Filho, L. M. Tolbert, Y. Cao, and B. Ozpineci, “Real-time selective harmonic minimization for multilevel inverters connected to solar panels using artificial neural network angle generation,” IEEE Transactions on Industry Applications, vol. 47, no. 5, pp. 2117–2124, Sep./Oct. 2011.
- [8]. M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, “Active capacitor voltage balancing in single-phase flying-capacitor multilevel power converters,” IEEE Transactions on Industrial Electronics, vol. 59, no. 2, pp. 769–778, Feb. 2012.
- [9]. P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, “Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: topologies, comprehensive analysis and comparative evaluation,” IEEE Access, vol. 7, pp. 54888–54909, May 2019.
- [10]. Kalyan, R, Subbaiah, M. V. ., Charan, B. S. ., Reddy, K. M. ., & Babu, D. P. S. . (2022). Modelling and Control of SEPIC and BIDC Converter Based off-Board EV Battery Charger using PV Array. Journal of Energy Engineering and Thermodynamics, 2(04), 36–45.
- [11]. L. Wang, Q. H. Wu, and W. H. Tang, “Novel cascaded switched-diode multilevel inverter for renewable energy integration,” IEEE Transactions on Energy Conversion, vol. 32, no. 4, pp. 1574–1582, Dec. 2017.
- [12]. P. R. Bana, K. P. Panda, and G. Panda, “Power quality performance evaluation of multilevel inverter with reduced switching devices and minimum standing voltage,” IEEE Transactions on Industrial Informatics, vol. 16, no. 8, pp. 5009–5022, Aug. 2020.
- [13]. L. Z. He and C. Cheng, “A bridge modular switched-capacitor-based multilevel inverter with optimized SPWM control method and enhanced power-decoupling ability,” IEEE Transactions on Industrial Electronics, vol. 65, no. 8, pp. 6140–6149, Aug. 2018.
- [14]. K. Meenendranath Reddy, & Syed Reshma. (2022). A Comparative Analysis of Integrated DC Microgrid with Hybrid Power Generation Systems by an Intelligent Control Strategy. International Journal of Recent Research in Electrical and Electronics Engineering, 9(2), 1–10.
- [15]. L. Z. He, J. Q. Sun, Z. L. Lin, and B. Cheng, “Capacitor-voltage self-balance seven-level inverter with unequal amplitude carrier-based APODPWM,” IEEE Transactions on Power Electronics, vol. 36, no. 12, pp. 14002–14013, Dec. 2021.
- [16]. S. R. Raman, Y. C. Fong, Y. M. Ye, and K. W. E. Cheng, “Family of multiport switched-capacitor multilevel inverters for high-frequency AC power distribution,” IEEE Transactions on Power Electronics, vol. 34, no. 5, pp. 4407–4422, May 2019.
- [17]. K. Darbar Reddy, K. Meenendranath Reddy, G. Venkata Suresh Babu, “Reactive Power Control of HVDC System by using Multilevel Converter”, in International Journal of Advanced Technology and Innovative Research, Volume. 08, Issue No.21, November-2016.
- [18]. S. S. Lee, C. S. Lim, and K.B. Lee, “Novel active-neutral-point-clamped inverters with improved voltage-boosting capability,” IEEE

Transactions on Power Electronics, vol. 35, no. 6, pp. 5978–5986, Jun. 2020.

- [19]. M. D. Siddique, S. Mekhilef, S. Padmanaban, M. A. Memon, and C. Kumar, “Single-phase step-up switched-capacitor-based multilevel inverter topology with SHEPWM,” IEEE Transactions on Industry Applications, vol. 57, no. 3, pp. 3107–3119, May/Jun. 2021.
- [20]. R. Roopa Sri, & K. Meenendranath Reddy. (2023). Improved Power Management Control of a Multiport Converter Based EV Charging Station with PV and Battery. International Journal of Research in Science & Engineering, 3(02), 16–25.
- [21]. P. R. Bana, K. Prasad Panda, P. K. Ray, and G. Panda, “A novel ninelevel boost type multilevel inverter with inductive ability for photovoltaic system,” in Proceedings of 2020 IEEE Industry Applications Society Annual Meeting, 2020, pp. 1–6.